Persol Singapore Pte. Ltd. logo

Memory Design Automation – Memory Modeling, Senior/Staff Engineer

Persol Singapore Pte. Ltd.

D05 Pasir Panjang, Hong Leong Garden, Clementi New TownFull TimeS$5,500 – S$9,500/mo

Posted 17 Jul 2026

About this role

Job Responsibilities: Develop and integrate automation code into existing memory compilers to generate models meant for ASIC design flow. Develop automation flow and scripts with Perl or Python. Execute EDA tools from vendors such as Synopsys, Mentor to verify models’ correctness. Stay up to date with current modeling standards and development to improve models and flows for better memory IP performance. Work with memory design, compiler team and DFT team and tool vendors to resolve model issues and find solutions. Requirements: Must have a Bachelor’s degree or higher in Electrical Engineering, Electronics Engineering, or related discipline, and preferably with relevant years of semiconductor industry experience. With relevant years of experience using Linux systems. Good understanding of verilog syntax and its various aspects, such as behavioral, RTL and synthesizable verilog is a must. Good understanding of liberty timing syntax. Good understanding of upf and system verilog. Knowledge and experience with EDA simulation tools such as VCS, NC is required Experience with EDA tools will be helpful: DFT: Logicvision, Tessent, Fastscan Synthesis: Design compiler, Genus Simulation tools: VCS, QuestaSim, NC STA tools such as PrimeTime Good scripting and flow automation skills, in Perl or Python. A team player, meticulous, able to work and learn independently are important attributes for this job. Interested candidates may apply through the application system. Shortlisted candidates will be notified. PERSOL Singapore Pte Ltd • RCB No.200007268E EA License No. 01C4394 • EA Registration No. R23111944 (Loh Hui Ru Clara) By sending us your personal data and curriculum vitae (CV), you are deemed to consent to PERSOL Singapore Pte Ltd and its local and overseas subsidiaries and affiliates to collect, use and disclose your personal data to prospective employers/companies based in any country for purposes of evaluating suitability for employment, conducting reference checks, administering employment related services, complying with Government’s health advisories and such other purposes stated in our Privacy Policy. Our full Privacy Policy is available at https://www.persolsingapore.com/policies. If you wish to withdraw your consent, please drop us an email to let us know. Please feel free to contact us if you have any queries.

What they're looking for

Electronics EngineeringHardware DesignSemiconductor IndustryTESSY

About Persol Singapore Pte. Ltd.

Industry: Administrative & support servicesWebsite ↗

Frequently asked questions

What does a Memory Design Automation – Memory Modeling, Senior/Staff Engineer at Persol Singapore Pte. Ltd. do?

Job Responsibilities: Develop and integrate automation code into existing memory compilers to generate models meant for ASIC design flow. Develop automation flow and scripts with Perl or Python. Execute EDA tools from vendors such as Synopsys, Mentor to verify models’ correctness. Stay up to date wi…

What skills does this Memory Design Automation – Memory Modeling, Senior/Staff Engineer role need?

Key skills for this role include Electronics Engineering, Hardware Design, Semiconductor Industry, TESSY.

How much does a Memory Design Automation – Memory Modeling, Senior/Staff Engineer at Persol Singapore Pte. Ltd. pay?

This role lists a salary of S$5,500 – S$9,500 per month.

Is this Memory Design Automation – Memory Modeling, Senior/Staff Engineer role remote, hybrid, or on-site?

The listing is based in D05 Pasir Panjang, Hong Leong Garden, Clementi New Town. Check the posting for remote or hybrid options.

How do I apply for this Memory Design Automation – Memory Modeling, Senior/Staff Engineer role?

You can apply directly on Persol Singapore Pte. Ltd.'s careers page. ApplyLah can tailor your résumé and cover letter to this exact role in seconds first.